Cache Architectures in Tightly Coupled Multiprocessors

نویسنده

  • Michel Dubois
چکیده

M ultiprocessing is apopularway to increase system computing power beyond the limit of current uniprocessor technology. In a multiprocessor, multiple instruction streams execute in parallel and communicate or synchronize by passing messages or sharing memory. We can classify multiprocessor systems according to the logical and physical architecture of their memory systems. In systems with disjoint memories -also called distributed systems or multicomputers processors can access only their own memory, and they communicate by sending messages to each other. In systems with shared memory-also called sharedmemory systems or tightly coupled systems processors exchange data and synchronize through a global address space, accessible by all processors.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Cache Injection on Bus Based Multiprocessors

Software-controlled cache prefetching and data forwarding are widely used techniques for tolerating memory latency in shared memory multiprocessors. However, some previous studies show that cache prefetching is not so effective on bus-based multiprocessors, while the effectiveness of data forwarding has not been explored in this environment, yet. In this paper, a novel technique called cache in...

متن کامل

High Performance Software Coherence for Current and Future Architectures

Shared memory provides an attractive and intuitive programming model for large-scale parallel computing, but requires a coherence mechanism to allow caching for performance while ensuring that processors do not use stale data in their computation. Implementation options range from distributed shared memory emulations on networks of workstations to tightly-coupled fully cachecoherent distributed...

متن کامل

The Use of Caching in Decoupled Multiprocessors with Shared Memory

In the following we evaluate the costs and beneets of using a cache memory with a decoupled architecture supporting shared memory in both the uniprocessor and multiprocessor cases. Firstly we identify the performance bottleneck of such architectures, which we deene as Loss of Decoupling costs. We show that in both uniprocessors and multiprocessor machines with high latency such costs can greatl...

متن کامل

Type Data tra c Replacement tra c Coherence tra cUMA

Shared-bus multiprocessors represent a mainstream of accepted and commercially viable computer systems. However, as microprocessors become faster and demand more bandwidth, the already limited scalability of shared-bus decreases even further. As an eeort, not a mutually exclusive but rather a complementary to developing better backplane bus, this paper considers adapting distributed shared-memo...

متن کامل

Cache-Coherent Distributed Shared Memory: Perspectives on Its Development and Future Challenges

Distributed shared memory is an architectural approach that allows multiprocessors to support a single shared address space that is implemented with physically distributed memories. Hardwaresupported distributed shared memory is becoming the dominant approach for building multiprocessors with moderate to large numbers of processors. Cache coherence allows such architectures to use caching to ta...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001